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ABSTRACT
CURRENT-VOLTAGE CHARACTERISTICS OF
TaSi2/Si AND MOS DEVICES USING LABVIEW TM

Analyses of current-voltage (1-V) characteristics of Schottky Barrier Diodes (Tantalum
Silicide) and Metal Oxide Semiconductor (MOS) Devices, using LabVIEW

TM ,

has been

presented here. LabVIEW TM , a graphical program development application, has been
used to program a computer-driven Keithley Source Measure Unit (SMU) for device
characterization. The SMU, which can be used as a Source Voltage — Measure Current as
well as Source Current — Measure Voltage instrument, is used in the Source Voltage —
Measure Current mode in this study. A General Purpose Interface Bus (GPIB) IEEE
488.2 has been used to interface the SMU with LabVIEW TM . LabVIEWTM has been
successfully implemented to obtain the current-voltage characteristics of semiconductor
devices, such as TaSi2 /Si and MOS structures. Based on this characterization, factors
such as the barrier height for TaSi2 /Si and current conduction mechanisms in MOS
device structures have been evaluated.
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CHAPTER 1
INTRODUCTION
The primary thrust of this study is on the I-V characteristics of devices such as Metal
Semiconductor Contacts and MOS capacitors. The current-voltage technique has been
used to determine the properties of these devices such as their barrier height and current
conduction mechanism. In Chapter 2, an introduction is given to energy-band diagrams of
the ideal Metal Semiconductor Contact and the MOS capacitor. This is followed by their
properties and an overview of their characteristics along with the important methods for
electrical characterization. These include the four-point probe method, capacitancevoltage method, deep-level transient spectroscopy and the current-voltage method. Since
the last named method has been used for characterization in this study, it is discussed in
more detail.
Chapter 3 introduces the concept of graphical programming with LabVIEW TM ,
which has been used as the software programming tool for obtaining the I-V
characteristics. The application of LabVIEW TM

to device characterization in general is

also presented here. The Source Measure Unit (SMU) communicates with the Device
Under Test (DUT) and is the principal instrument used for obtaining the I-V
characteristics. The working of the instrument and its modes of operation are presented in
Chapter 4.
Chapter 5 deals with the results and discussion of the I-V characteristics. The
conclusions of this study are presented in Chapter 6. The conclusions of this study are
presented in Chapter 6. Appendix A contains the LabVIEW TM program, Appendix B lists
the device-dependent commands of the Source Measure Unit and Appendix C shows the
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GPIB IEEE 488.2 common commands, queries, and compliance requirements. Appendix
D summarizes the programming and the simulation of 1-V characteristics of Metal
Semiconductor Contacts.

CHAPTER 2
OVERVIEW OF METAL-SEMICONDUCTOR
CONTACTS AND MOS TECHNOLOGY
2.1

Metal-Semiconductor Contacts

Metal-semiconductor contacts are an integral part of every semiconductor device. The
rectifying metal-semiconductor junction or Schottky barrier has numerous uses as a highspeed switching device, while the special case of the Ohmic contact is used to interface
semiconductor devices to the outside world.

2.1.1 Energy-Band Relation
If a metal and an n-type semiconductor are brought into intimate contact, electrons will
flow from the side of the higher energy level (metal) to the other side (semiconductor)
since both Fermi energies must be equal. This phenomenon is illustrated as two limiting
cases in Figure 2.1.
Fig 2.1(a) shows the electronic energy relations at an ideal contact between a
metal and an n-type semiconductor in the absence of surface states. At the far left, the
metal and semiconductor are not in contact, and the system is not in thermal equilibrium.
If the metal and the semiconductor are brought in contact, charges will flow between
them and thermal equilibrium is established, and the Fermi levels line up on both sides.
Relative to the Fermi level in the metal, the Fermi level in the semiconductor is lowered
by an amount equal to the difference between the two work functions. The second

limiting case is shown in Fig. 2.1 (b), where a large density of surface states is present on
the semiconductor surface.

3

4

Fig. 2.1 Energy-band diagrams of metal-semiconductor contacts[1]

5

Fig. 2.2 Energy-band diagram of metal/n-type and metal/p-type semiconductors under
different biasing conditions (a) Thermal equilibrium. b) Forward bias. (c) Reverse bias [2] .

At the far left, the figure shows equilibrium between the surface states and the bulk of the
semiconductor but non-equilibrium between the metal and the semiconductor. In this
case, the states are occupied to the Fermi level EF. When the metal-semiconductor system
is in equilibrium, the Fermi level of the semiconductor relative to that of the metal must
fall by an amount equal to the contact potential and, as a result, an electric field is
produced in the gap S. The energy-band diagrams for metals on both n-type and p-type
semiconductor materials, for different biasing conditions are shown in Fig. 2.2. Fig. 2.2
(a) shows the thermal equilibrium state, Fig. 2.2 (b) shows the forward bias state and
Fig.2.2 (c) shows the reverse bias state.

6

2.1.2 The Schottky Barrier
As described in Fig. 2.1 above, when a metal is in contact with a semiconductor, the
Fermi levels in the two materials must be coincident at thermal equilibrium. Thus,
relative to the Fermi level in the metal, the Fermi level in the semiconductor is lowered
by an amount equal to the two work functions. This potential difference or contact
potential is given by [3] :

Where q is the electronic charge, .0,.„ is the metal work function, x is the electron affinity
of the semiconductor measured from the bottom of the conduction band and V i, is the
Fermi potential relative to the conduction band edge.
As the metal is brought closer to the semiconductor, an increasing charge is built up at
the metal surface and an equal and opposite positive charge must exist in the
semiconductor. When the gap between the metal and the semiconductor decreases to
interatomic distances, the metal-semiconductor contact is formed. The limiting barrier
(neglecting image effects) is given by:

Similarly, for a p-type semiconductor, the barrier height is given by:

The sum of the barrier heights of a metal contact on a given semiconductor material is
equal to the bandgap. In the above equations, Φbn, is the Schottky barrier height on an n-
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type semiconductor, ce p is the Schottky barrier height on a p-type semiconductor and E g
is the energy-gap of the semiconductor.

The difference in Fermi levels before contact is the contact potential difference; this
difference in reference to the semiconductor energy gap is theoretically the height of the
barrier between the two materials. In practice, there is little correlation between measured
and theoretical barrier heights: this is due to a permanent layer of trapped charge at the
semiconductor surface, which affects the barrier height.

2.1.3 Properties of the Schottky Barrier
The carrier flow across a metal-semiconductor interface can be affected by the
application of a voltage, which decreases or increases the Fermi level depending upon its
polarity[4] . A metal-semiconductor contact can also be utilized as an optical detector
(photo absorption) where photons are absorbed by band-to-band transitions and the
resulting electron-hole pairs are collected. Another important property of the Schottky
barrier is photoemission from metal. In this case, photons are transmitted through the
semiconductor and are absorbed in the metal adjacent to the barrier. A fraction of the
excited electrons will surmount the barrier, flow into the semiconductor, and be collected.
The spectral response is bound by two limiting photon energies — a lower threshold given
by the barrier height (hvmin =

qφMs)

and an upper threshold determined by transmission

through the semiconductor (hv min = E g ). The characteristic features of a Schottky barrier
diode can be summarized as:
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•

It has nearly ideal characteristics in all respects, including capacitive, transport, and
optical properties.

• Minority carrier injection and charge storage effects can essentially be eliminated. For
a given semiconductor, the barrier height can be varied over a wide range by proper
choice of the metal.

2.2 MOS Technology
The MOS Capacitor is the most basic device in the study of semiconductor surfaces and
in the production of semiconductor circuits. The reliability and stability of key
semiconductor devices such as Very Large Scale Integrated Circuits (VLSI), are sensitive
to MOS surface conditions. An understanding of the various physical mechanisms in
MOS capacitors is of great importance to device operations. In the ideal MOS structure
shown in Fig.2.3, voltage V is applied on the metal field plate and the thickness of the
insulator is given by d. Conventionally, the voltage V is positive when the metal plate is
positively biased with respect to the Ohmic contact, and negative when the metal plate is
negatively biased with respect to the Ohmic contact.

2.2.1 The Ideal MOS Capacitor
The energy band diagrams of an ideal MOS structure of a semiconductor for V = 0 are
shown in Figure 2.4. For an ideal MOS diode, the energy difference between the metal
work function O m and the semiconductor work function is zero, or the work-function
difference (1)„, is zero[2]:
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where O m is the metal work function, x the semiconductor electron affinity, xi the
insulator electron affinity, E g the bandgap, 413 the potential barrier between the metal and
the insulator, and ΨB the potential difference between the Fermi level EF and the intrinsic
Fermi level Ei .

Fig.2.3 Metal-oxide-semiconductor (MOS) diode

10

Fig. 2.4 Energy-band diagrams of ideal MOS diodes at V = 0. (a) n - type semiconductor
(b) p - type semiconductor.

11

Fig. 2.5 Energy-band diagrams for ideal MOS diodes when V ≠ 0, for the following
cases: (a) accumulation (b) depletion (c) inversion [1] .

Thus, when there is no applied voltage, a flat-band condition exists, and the only charges
that are present in the structure are those in the semiconductor and those with equal and
opposite sign on the metal surface adjacent to the insulator. Under dc biasing conditions,
there is no carrier transport through the insulator. In other words, the resistivity of the
insulator is infinity.
When the ideal MOS diode is biased with positive or negative voltages, basically
three cases may exist at the semiconductor surface as shown in Figures 2.5.
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When a negative voltage (V < 0) is applied to the metal plate, the top of the valence band
bends upward and is closer to the Fermi level (Fig.2.5(a)). For an ideal MOS diode, no
current flows in the structure, so the Fermi level remains constant in the semiconductor.
Since the carrier density depends exponentially on the energy difference, (EF Ev), this
band bending causes an accumulation of the majority carriers (holes) near the
semiconductor surface. This is the accumulation phase. When a small positive voltage (V
> 0) is applied, the bands bend downward, and the majority carriers are depleted
(Fig.2.5(b)). This is the depletion case. When a larger positive voltage is applied, the
bands bend even more downward so that the intrinsic level Ei at the surface crosses over
the Fermi level EF. At this point the number of electrons (minority carriers) at the surface
is larger than that of the holes, the surface is thus inverted, and this is the inversion case
(Fig.2.5(c)).

2.3 Electrical Characterization Methods
Electrical characterization involves determining device parameters such as resistivity,
barrier height, sheet resistance, etc. Basically, four techniques are used to determine these
parameters: the Four-point Probe, Capacitance-Voltage, Current-Voltage, and the DeepLevel Transient Spectroscopy methods. Each one of them is examined here.

2.3.1 The Four-Point Probe
The four-point probe technique is one of the most common methods for measuring the
semiconductor resistivity. In this method, the two outer probes carry the current and the
inner two probes are used for voltage sensing. The probes are generally arranged in-line
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with equal probe spacing. But other probe configurations are possible. The use of four
probes has important advantages over two probes. Although the two current-carrying
probes still have contact and spreading resistance associated with them, that is not true
for the two voltage probes because the voltage is measured either with a potentiometer
which draws no current at all or with a high impedance voltmeter which draws very little
current.
The potential V at a distance r from an electrode carrying a current I in a material of
resistivity p is given by the relationship [5] :

For a four-probe system with current entering probe 1 and leaving probe 4, the voltage V
becomes:

Where r1 and r2 are the distances between the probes.
Therefore, the resistivity p is given by:

Where s is the equal distance between the probes.
Sheet resistance

Thin layers are characterized by their sheet resistance ρs expressed in units of Ohms per
square. The sheet resistance is given by [5] :
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Subject to the thickness t s/2. The sheet resistance is frequently used to characterize
thin semiconductor sheets or layers, such as diffused ion-implanted layers, polycrystalline
silicon, and metallic conductors.

2.3.2 Capacitance — Voltage Measurements
The Capacitance — Voltage (C-V) technique relies on the fact that the width of a reversebiased space-charge region (scr) of a semiconductor device depends on the applied
voltage. This scr width dependence voltage is the basis of the C-V technique. The C-V
profiling method has been used with the Schottky barrier diodes using metal and liquid
electrotype contacts, pn junctions, MOS capacitors, and MOSFETs [5] . Consider a
Schottky barrier diode with p-type semiconductor with doping concentration NA as
shown in Fig. 2.6. If a dc bias V is applied to the metal contact, the reverse bias produces
a space-charge region of width W. Then the capacitance is defined by{5]:
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Fig. 2.6 (a) A reverse-biased Schottky diode and (b) the doping concentration and
majority carrier profiles in the depletion approximations.
Where Qs is the semiconductor charge. The negative sign accounts for enhanced negative
charge in the semiconductor scr (negatively charged ionized acceptors) for increased
positive voltages on the metal. The capacitance is determined by superimposing a smallamplitude ac voltage v on the dc voltage V. The ac voltage typically varies at a frequency
of 1 MHz with an amplitude of 10 to 20 mV. The diode is biased to dc voltage V plus a
sinusoidal ac voltage. The ac voltage is now increased from zero to a small positive
voltage adding a charge increment dQm to the metal contact. The charge increment clan
must be balanced by an equal semiconductor charge increment dQs for overall charge
neutrality. dQs is given by:
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The charge increment, shown in Fig. 2.4 (b), comes about through a slight increase in the
scr width. From equations (2.1) and (2.2) the following relation is obtained:

The capacitance of a reverse-biased junction, when considered as a parallel plate
capacitor, is expressed as:

Differentiating equation (2.4) with respect to voltage and substituting dW/dV into
equation (2.3) gives:

which can be written as:

Using the identity:
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The doping concentration is obtained from the C-V curve by taking the slope dC/dV or
by plotting 1/C 2 versus V and taking the slope d(1/C 2 )/dV. The depth at which the doping
concentration is evaluated is obtained from the following equation [5] :

2.3.3 Deep-Level Transient Spectroscopy (DLTS)
Conventional DLTS

If the Capacitance-time (C-t) curve from a transient capacitance experiment is processed
so that a selected rate produces a maximum output, then a signal whose decay time
changes monotonically with time reaches a peak when the rate passes through the rate
window of boxcar averager or the frequency of a lock-in amplifier. When observing a
repetitive C-t transient through such a rate window while varying the decay time by
varying the sample temperature, a peak appears in the temperature versus output plot.
Such a plot is known as the DLTS spectrum. The technique, being merely a method to
extract a maximum in a decaying waveform, applies to capacitance, current, and charge
transients.

2.3.4 Current-Voltage Measurement Techniques
Theory

For moderately doped semiconductors, the I-V characteristics in the forward direction
with V>3kT/q is given by the equation[6]:
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Where 40 is the zero-field asymptotic barrier height, as shown in Fig.2.7. A** is the
effective Richardson constant, and ΔΦ is the Schottky Barrier lowering. Since both A**
and AO are functions of the applied voltage, the forward J-V characteristics (for
V>3kT/q) is represented by:

Where n is the ideality factor, given by:

Ideal curves are shown in Fig. 2.8, where n = 1.02 for the W-Si diode and n = 1.04 for the
W-GaAs diode[ 7] . The extrapolated value of current density at zero voltage is the
saturation current Js, and the barrier height can be obtained from the equation:

19

Fig. 2.7 Detailed energy-band diagram of a metal n-type semiconductor contact with an
interfacial layer of the order of interatomic distance. [8]

20

Fig. 2.8 Forward current density versus applied voltage of W/Si and W/GaAs

diodes[18].

21

Fig. 2.9 Theoretical saturation current density at 300 K versus barrier height for a
Richardson constant of 120 A/cm2/K2[2].

22

Fig. 110 (a) PtSi/Si diode with a diffused guard ring. (b) Comparison of experimental
with theoretical prediction of the equation for JR for a PtSi/Si diode [2]
.

23

Fig. 2.11 Reverse leakage current as a function of diode diameter formed on n-type

silicon with ND = 6 X 10 15 cm-3[2] .

24

The value of ΦBn is not very sensitive to the choice of A**, since at room temperature, a
100% increase in A** will cause an increase of only 0.018V in Nn. The theoretical
relationship between Js and ΦBn at room temperature is shown in Fig. 2.9 for A** = 120
A/cm 2/K2 . For other values of A**, parallel lines can be drawn on this plot to obtain the
proper relationship. In the reverse direction, the dominant effect is due to the Schottkybarrier lowering, or

If the barrier height qΦBn is sufficiently smaller than the bandgap so that the depletionlayer generation-recombination current is small in comparison with Schottky emission
current, then the reverse current with the reverse bias is as given in Eqn. (2.6).
However, for most of the practical Schottky diodes, the dominant reverse
component is the edge-leakage current, which is caused by the sharp edge around the
periphery of the metal plate. To eliminate this effect, metal-semiconductor diodes have
been fabricated with a diffused guard ring as shown

[9]

in Fig. 2.10(a). The guard ring is a

deep p-type diffusion, and the doping profile is tailored to give the p-n junction a higher
breakdown voltage than that of the metal-semiconductor. Because of the elimination of
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the sharp-edge effect, near-ideal reverse and forward I-V characteristics have been
obtained. Fig. 2.10 (b) shows a comparison between experimental measurement from a
Pt/Si diode with guard ring and theoretical calculation based on the equation for JR.

Fig. 2.12 Theory and experiment of reverse characteristics for a RhSi/Si

The sharp increase in current near 30 V is due to avalanche breakdown and is expected

for the diode with a donor concentration of 2.5 X10 16 cm-3 .
The efficacy of guard ring structures in presenting premature breakdown and
surface leakage can be ascertained by studying reverse leakage current as a function of
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diode diameter at constant reverse bias. For this purpose, arrays of Schottky diodes with
different diameters can be formed on the semiconductor. Fig. 2.11 demonstrates the
measured reverse leakage currents as a function of diode diameter [10]°] . The solid lines
drawn through the experimental data have slopes equal to 2, showing that the leakage
currents are proportional to the device area. If, on the other hand, the leakage currents are
dominated by edge effects, the data would be expected to be along straight lines with
slopes equal to unity.
For some Schottky diodes, the reverse current has additional voltage dependence.
This dependence arises from the fact that if the metal-semiconductor interface is free
from intervening layers of oxide and other contaminants, the electrons in the metal have
wave functions that penetrate into the semiconductor energy gap. This is a quantummechanical effect that results in a static-dipole layer at the metal-semiconductor interface.
The dipole layer causes the intrinsic barrier height to vary slightly with the field, so
∂ФBO/∂ξm ≠ 0. To a first approximation the static lowering can be expressed as:

Where α = ∂ФBO/∂ξm . Fig. 2.10 shows good agreement between the theory and
measurement of the reverse current in a RhSi-Si diode, based on an empirical value of a
17A.

CHAPTER 3
IMPLEMENTATION OF LABVIEWTM
3.1 Graphical Programming
Conventional programs for data acquisition are text-based, meaning that the program
code is entered as lines of text. In recent years, though, a more powerful approach to
programming has emerged with the development of better programming environments —
the graphical programming language — 'G'. Programs are written in block-diagram form,
rather than in text-based form. One of the most widely used languages in the graphical
programming paradigm, LabVIEW TM , has been used here for device characterization of
Schottky and MOS devices.

3.1.1 Structure of LabVIEWTM
LabVIEWTM is a general-purpose programming system, but it also includes libraries of
functions and development tools designed specifically for data acquisition and instrument
control. LabVIEW TM programs are called virtual instruments (VIs) because their
appearance and operation can imitate actual instruments. However, VIs are similar to the
functions of conventional language programs.
A VI consists of an interactive user interface, a dataflow diagram that serves as the source
code, and icon connections that allow the VI to be called from the higher level VIs. More
specifically, VIs are structured as follows:
• The interactive user interface of a VI is called the front panel, because it simulates the
front panel of physical instrument. The front panel can contain knobs, push buttons,
graphs and other controls and indicators.
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• The VI receives instructions from a block diagram, which is written in G. The block
diagram is a pictorial solution to the programming problem. The block diagram is
also the source code for VI.
• VIs are hierarchical and modular in that they can be used as top-level programs or as
subprograms within other programs or subprograms. A VI within another VI is called
a subVl. The icon and connector of a VI work like a graphical parameter list so that
other VIs can pass data to a subVI.
Thus it is seen that LabVIEWTM is a modular programming language. The
application can be divided into a series of tasks, which can be divided again until a
complicated program can be divided into a series of simple subtasks. A VI can be built to
accomplish each subtask and these VIs can be combined on another block diagram to
accomplish a larger task. Finally, the top-level VI contains a collection of subVls that
represent application functions.
Front Panel

The user interface of a VI is like the user interface of a physical instrument — the front
panel. The front panel of a VI is primarily a combination of controls and indicators.
Controls simulate instrument input devices and supply data to the block diagram of the
VI. Indicators simulate instrument output devices that display data acquired or generated
by the block diagram of the VI.
Block Diagram

The diagram window holds the block diagram of the VI, which is the graphical source
code of a graphical VI. The block diagram is constructed by wiring together objects that
send or receive data, perform specific functions, and control the flow of execution. The
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principle that governs a LabVIEW TM

program execution is called data flow. This means

that a node executes only when all data inputs have arrived; the node supplies data to all
of its output terminals when it finishes executing; and data passes immediately from
source to sink (or destination) terminals.
Data flow contrasts with the control flow method of executing a conventional
program, in which instructions are executed in the sequence in which they are written.
Data flow execution is data driven or data dependent.
Icon and Connector
When an icon of a VI is placed on the diagram of another VI, it becomes a subVI, the
LabVIEW version of subroutine. The controls and indicators of a subVl receive data and
return data to the calling VI's diagram. The connector is like the parameter list of
function call; the connector terminals act like parameters. Each terminal corresponds to a
particular control or indicator on the front panel. A connector receives data at its input
terminals and passes the data to the subVl code via the subVl controls, or receives the
results at its output terminals from the subVl indicators.

3.1.2 Performance Parameters in LabVIEW TM
In traditional LabVIEW TM programming, the programs are designed in a top-down design
where a program is composed of hierarchical subVIs. In addition to this, application state
information is implemented with global variables, which results in complicated data
dependencies and rate conditions. Its ease of maintenance and the ability of the user to
add new functionality or fix existing bugs define the efficiency of a program in
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LabVIEW TM . Thus, certain parameters have been defined by which the efficiency of a
LabVIEWTM program is measured [ ' 11 .
Scalability

A way of increasing the performance of an application is to distribute its work among
several machines. An example of this approach is seen in data acquisition applications.
Traditionally, all the functional units are implemented as a single entity. The scalability
of the system can be improved by distributing the work such as performing the data
acquisition on one computer, computationally intense analysis and processing on another,
while yet another computer archives results in a database. The key factor for being able to
distribute the functionalities of the system is to isolate key parts of the application from
one another and to decouple the Graphical User Interface (GUI) handling from the
application logic.
Maintainability

A basic LabVIEW TM program consists of an application logic, which runs the program,
and the GUI, which acts as an interface between the system and the user. As the
application logic or the GUI grows more complicated, the code becomes even harder to
understand and modify if both the GUI handling and the application logic are in the same
VI or intertwined throughout the VI hierarchy. In cases where the change cycles for the
GUI and the application logic are different, multiple GUIs for the same application logic
are needed. If the code of both the GUI and the application logic is located in the same
VI, they cannot be separately changed according to their own change cycle.
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3.2 Applications of LabVIEW TM
Data Acquisition and Signal Conditioning

LabVIEW TM is used to acquire data and control devices via IEEE-488 (GPIB), RS232/422 and modular (VXI or CAMAC) instruments as well as plug-in I/O boards[ 12] .
PC-based data acquisition (DAQ) systems and plug-in boards are used in a very wide
range of applications in the laboratory, in the field, and on the manufacturing plant floor.
Typically, DAQ plug-in boards are general-purpose data acquisition instruments that are
well suited for measuring voltage signals. However, most real-world sensors and
transducers generate signals that must be conditioned before a DAQ device can reliably
and accurately acquire the signal. This front-end processing, referred to as signal
conditioning, includes functions such as signal amplification, filtering, electrical
isolation, and multiplexing. Therefore, most PC-based DAQ systems include some form
of signal conditioning in addition to the plug-in DAQ board and personal computer.
Industrial Automation

For Industrial Automation, a component of LabVIEW TM called BridgeVIEW TM is
utilized. Using OPC (Object Linking and Embedding for Process Control) connectivity,
BridgeVIEWTM combines monitoring and control with industrial measurements such as
high-speed data acquisition for vibration analysis, image acquisition for machine vision,
and motion control.
BridgeVIEW TM provides the flexibility to monitor and control the system while giving
access to industrial measurements and analysis. BridgeVIEW TM adds a configurable tag
processing engine that performs functions such as alarm and event management,
historical data logging, networking, and security. With this functionality, BridgeVIEWTM
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is the ideal system for monitoring applications and larger channel-count applications for
SCXI, FieldPoint, and industrial devices.
Multithreading

Multithreading is the ability of the operating system to subdivide specific operations
within a single operation into individual threads, each of which can theoretically be
executed in parallel. Thus the operating system divides its time not only between each
application, as in multitasking, but also between each thread in an application. A
multithreaded LabVIEW TM program is divided into three threads — a user-interface
thread, a data acquisition thread, and an instrument control thread, each of which can be
assigned a priority and operated independently. Thus, multithreaded applications can
have multiple tasks progressing in parallel with other applications.
Data Analysis

The LabVIEWTM

analysis VIs process blocks of information represented in digital form.

They cover the major processing areas [11] :
• Pattern generation — contains VIs that generate digital patterns and waveforms.
• Digital signal processing — contains VIs that perform frequency domain
transformations, frequency domain analysis, time domain analysis, and other
transforms, such as the Hartley and Hilbert transforms.
• Measurement-based analysis — contain VIs that perform measurement-oriented
functions such as single-sided spectrums, scaled windowing, and peak power and
frequency estimation.
• Digital filtering — contain VIs that perform IIR, FIR, and nonlinear, digital filtering
functions.
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•

Smoothing windows — contain VIs that perform data windowing.

• Probability and Statistical analysis — contain VIs that perform descriptive statistic
functions, such as identifying the mean or the standard deviation of a set of data, as
well as inferential statistics for probability and analysis of variance (ANOVA).
• Curve fitting — contains VIs that perform algebraic functions and interpolations.
• Numerical analysis — contains VIs that use numerical methods to perform rootfinding, numerical integration, and peak detection.
The analysis VIs perform numerical operations using the central processing unit (CPU)
and a floating-point coprocessor (FPC). Many of the VIs take advantage of the processing
capabilities of the CPU and the FPU, thereby minimizing execution time of data analysis
tasks.
The data analysis VIs use the in-place data processing algorithms. That is, the algorithms
allocate minimal data space and process the data within that space. In-place processing
minimizes memory requirements, so that the larger blocks of data can be processed.
Communication Applications

Networking is done in software applications to allow one or more applications (clients) to
use the services of another application, such as a data collection application running on a
dedicated computer, which acts as the server.
Several networking protocols have emerged as accepted standards for communications
between the processes, most of which are in-built in LabVIEW TM , such as Transmission
Control Protocol (TCP), User Datagram Protocol (UDP), Dynamic Data Exchange
(DDE) and Object Linking and Embedding (OLE).
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Fast Fourier Transforms

The Fast Fourier Transforms is one of the most powerful signal analysis tools applicable
to a wide variety of fields such as spectral analysis, digital filtering, acoustics, applied
mechanics, medical imaging, model analysis, numerical analysis, seismography,
instrumentation and communications.

3.3 LabVIEW TM in Device Characterization
3.3.1 Introduction

One of the primary applications of LabVIEW TM in the field of device characterization is
in determining the current-voltage characteristics of semiconductor devices. In this
particular application, it has been used as the driver for the Source-Measure Unit (SMU),
which is interfaced with the Device Under Test (DUT) using the GPIB IEEE 488.2
interface.

3.3.2 Program Description

The program can be basically divided into parts. The front panel of the program simulates
the front panel of the Source Measure Unit (SMU) and allows the user to input
parameters such as the start and stop voltages, integration time, delay time, step voltage,
current compliance value, etc. Device-dependent parameters, such as the oxide thickness
in MOS Capacitors can also be entered on the front panel. LabVIEW TM uses the concept
of Graphical Object-oriented programming which implies that each module of the
program is independent of the others, among other aspects.
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Fig.3.1. A sequence of the block-diagram of LabVIEW TM program used for device
characterization

Fig.3.2. Front-panel simulation of the SMU in LabVIEW TM
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As shown in Figs.3 .1 and 3.2, while the front panel is only the simulation of the
instrument, the diagram contains the actual program (given in Appendix A). Various
GPIB interface commands are available in LabVIEWTM to drive any instrument with the
software. Communication between the instrument and the DUT takes place with the help
of these interface commands. Two of them are listed here, along with their functionality.
GPIB Write: With the proper address provided, this module writes data to the instrument
(Source Measure Unit) after each increase in the supply voltage with the step provided.
Written data comprises of the above-mentioned parameters.
GPIB Read: This command is used to read data from the Source Measure Unit. This data
comprises of measured current values read after each iteration.

CHAPTER 4
THE SOURCE MEASURE UNIT
4.1 Introduction
The Keithley 236 Source Measure Unit (SMU) is a programmable instrument capable of
sourcing and measuring current or voltage simultaneously. This instrument has been the
principal tool of measurement of the electrical characteristics of the various samples
considered in this study. The fundamental models of the Source Measure Units are shown
in Fig. 4.1. When programmed to source voltage, the 'METER is connected in series with
the VSOURCE and output. When programmed to source current, the

VMETER is

connected

across (in parallel to) the 'SOURCE and output [13] .

Fig. 4.1: Fundamental Methods (a) Source V Measure I, (b) Source I Measure V[13]
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4.1.1 Source Capabilities
VSOURCE As a voltage source, the Model 236 can source from ±100µV to ±110V with a
—

programmable current compliance limit of up to 100 mA.
'SOURCE — As a current source, the Model 236 can source from ±100fA to ±100mA with a
programmable voltage compliance of up to 110V.
Compliance limits are used to protect external circuitry or DUT (Devices Under Test).
Setting an appropriate current compliance (I-limit) can prevent excessive power
dissipation in a device. Setting an appropriate voltage can protect a device susceptible to
damage by overvoltage.

4.1.2 Measure Capabilities
'METER

—

When configured to measure current, the Model 236 can measure from ±10fA

to ±100mA.
VMETER

—

When configured to measure voltage, the Model 236 can measure from ±10µV

to ±110V.
In addition to these modes of operations, the Source Measure Unit can also be used in
Source only and Measure only modes.

4.1.3 Source -Delay- Measure

Source Measure Unit operation (dc and sweep) consists of a series of source-delaymeasure (SDM) cycles, in which a delay is introduced to allow for the source to settle
before the measurement is made. The total time period of the delay includes an internal
(default) delay and the user programmed delay, as shown in Fig. 4.2. With the default
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delay enabled, a short delay is used to allow for internal settling on the low current
ranges. The default delay is approximately equivalent to five RC time constants of the
selected current range for either Source I or Source V.

Fig. 4.2 Source-Delay-Measure (SDM) Cycle [13]

A programmable delay (from 0 msec to 65 sec) can also be used to compensate for the
longer settling caused by external circuitry. The more the capacitance seen at the output,
the more settling time that is required for the source. The actual delay period needed can
be calculated or determined by trial and error. For resistive loads and higher currents, the
programmable delay is set to 0 msec.

4.1.4 Operating Functions (dc and sweep)

In dc operation (dc function selected), a constant dc voltage or current is applied to the
output. This operation consists of a continuous series of SDM cycles. During each SDM
cycle, the measured reading is internally updated, making them available for display. The
programmed source value is displayed on the left side of the display and the subsequent
measurement is shown on the right side. All readings are not displayed. The display is
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slower than the internal measure update rate. However it is possible to get all the readings
over the bus and read out on the PC.
In sweep operation (sweep function selected), the Source Measure Unit sweeps
through a user-defmed list of points specifying source values and delay times for a
waveform (fixed-level, staircase or pulse). An SDM cycle occurs during each
programmed step or point of the sweep. Each measurement in the sweep is stored in the
sweep buffer.

4.2 Operating Boundaries

Depending on the approach to the program and the nature of the output (passive or active
load), the 236 Source Measure Unit can operate in any of the four quadrants. The sourcemeasure capabilities of the SMU are shown in Fig.4.3. When operating in the first or
third quadrant, Source Measure Unit is operating as a source. That is, the Source Measure
Unit is delivering power to a load. When operating in the second or fourth quadrant,
Source Measure Unit is operating as a sink. As a sink, it is dissipating power rather than
sourcing it. An external source or an energy storage device, such as a capacitor or a
battery, can force operation in the sink region. For example, if a 12 V battery is
connected to a Source Measure Unit that is programmed for +10V, sink operation will
occur in the second quadrant (source +V and measure —I).
4.2.1 Source I Measure V

The operating boundaries in a single quadrant for Source I and Measure V is shown in
Fig. 4.4. The voltage limit load line represents the programmed compliance limit set by
the user. The current source load line represents the source current programmed by the
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user. These load lines are boundary lines that represent the operating limits of the Source
Measure Unit for this quadrant of operation. The operating boundaries for the other three
quadrants are similar.
The load (DUT) that is connected to the output determines the location on the
boundary line that the Source Measure Unit operates. Fig. 4.5 shows operation examples
for resistive loads that are 500Q and MO respectively. In these examples, the Source
Measure Unit is programmed to source 16mA and limit (measure) 12V.

Fig. 4.3: Source-Measure Capabilities [13]
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Fig. 4.4: I-Source Operating Boundaries

Fig. 4.5 I-Source Operations (a) Normal I-Source Operation (b) I-Source in
Compliance[13]
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In Fig.4.5 (a), the Source Measure Unit is sourcing 16mA to the 5000, load and
subsequently measures 8V. As long as the DUT load line intersects the current source
load line, the Source Measure Unit will be able to source its programmed current
(16mA). Fig.4.5 (b) demonstrates the effect of increase in the resistance of the load to a
value of 11(0. The DUT load line intersects the voltage limit load line placing the Source
Measure Unit in compliance. In compliance, the Source Measure Unit will not be able to
source its programmed current (16 mA). Instead, it will source only 12mA.
As the resistance increases, the slope of the DUT load line increases. As
resistance approaches infinity (open output), the Source Measure Unit will source
virtually 0 mA at 12V. Conversely, as resistance decreases, the slope of the DUT load
line decreases. At zero resistance (shorted output), the Source Measure Unit will source
16mA at virtually 0 V. Regardless of the load, voltage will never exceed the programmed
compliance of 12V. Also, the maximum power to a DUT in this case will never exceed
192 mW (12 V X 16 mA).

4.2.2 Source V Measure I

The operating boundaries in a single quadrant for Source V Measure I are shown in
Fig.4.6. The current limit load line represents the programmed compliance limit
programmed by the user. The voltage source load line represents the source voltage
programmed by the user. These load lines are boundary lines that represent the operating
limits of the Source Measure Unit for this quadrant of operation. The operating
boundaries for the other three quadrants are similar.
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The location of operation of the SMU in the boundary depends on the load (DUT) that is
connected to its output. Fig.4.7 shows operation examples for resistive loads that are 500
and 200 0 respectively. In these examples, the Source Measure Unit is programmed to
source 10 V and limit (measure) 25 mA. In Fig.4.7 (a), the Source Measure Unit is
sourcing 10 V to the 500 0 load and subsequently measuring 20 mA.

Fig. 4.7 V-Source Operating Boundaries

Fig. 4.8 V-Source Operations(a) Normal V-Source Operation(b) V-Source in Compliance
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As long as the DUT load line intersects the voltage source load line, the Source
Measure Unit will be able to source its programmed voltage (10y). Fig. 4.7 (b) shows the
effect of the resistance of the load as it is decreased to 200 O. The DUT load line
intersects the current limit load line, placing the Source Measure Unit in compliance. In
compliance, the Source Measure Unit will not be able to source its programmed voltage
(10V). Instead, it will source only 5V.
As the resistance decreases, the slope of the DUT load line increases. At zero
resistance (shorted output), the Source Measure Unit will source virtually 0 V at 25 mA.
Conversely, as resistance increases, the slope of the DUT load line decreases. At infinite
resistance (open output), the Source Measure Unit will source 10 V at virtually 0 mA.
Regardless of the load, the current will never exceed the programmed compliance of 25
mA. Also, maximum power to a DUT in this case will never exceed 250 mW (10V X 25
mA).

4.2.3 Mode of Operation Used

The Source Measure Unit has been used in the Source V Measure I mode for obtaining
the Current-Voltage characteristics of the DUTs considered. The device-dependent
commands for the 236 Source Measure Unit are given in Appendix B.

4.3 The 236 Source Measure Unit Features
4.3.1 Dc Operation

The 236 SMU can operate in the sweep and the de modes. In the experiments performed,
the de mode has been used. Some of the features of this mode are as given below.
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SELECT SOURCE AND FUNCTION — The SOURCE MEASURE button toggles the
Source Measure Unit between Source V, Measure I and Source I, Measure V. The
FUNCTION button toggles the Source Measure Unit between dc operation and sweep
operation.
SET COMPLIANCE AND MEASURE RANGE — Compliance limits are set in order to
protect the external circuitry (i.e., DUT) from damage. When sourcing voltage, a current
compliance value is set. The Source Measure Unit will never source a current that will
exceed the programmed current compliance limit. Conversely, when sourcing current, a
voltage compliance limit is set.
AUTORANGE — With AUTORANGE enabled, the Source Measure Unit will go to the
lowest possible (most sensitive) range to make the measurement. The AUTORANGE
button toggles between autorange and the fixed range selected when compliance was set.
INTEGRATION TIME — The integration time is used to check and for change the
integration period of the Source Measure Unit. The selectable integration times offer a
trade-off between speed, resolution and noise rejection. The fast integration period
provides the fastest measurements and should be used when speed is the most important
consideration. At the other extreme, the line-cycle integration period provides the slowest
but most stable (quieter) measurements.
FILTER — Filtering is used to stabilize noisy measurements. The unit does this by
averaging a number of reading conversions and then displaying (or storing) the result.
The number of readings that can be averaged (filtered) is 2, 4, 8, 16 or 32. FILTER
disabled is synonymous to averaging one reading.
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SUPPRESS — Suppression allows a stored offset value to be subtracted from subsequent
measured readings. When SUPPRESS is enabled, the next conversion will be internally
stored as a baseline. All subsequent readings will be the difference between the
suppressed value and the actual signal level. A suppressed value can be stored for both
the voltage source and the current source. Suppressing a value while in de operation will
process readings already stored in the sweep buffer. The suppressed value will be
algebraically subtracted from every measurement point in the sweep.

4.4 The GPIB (General Purpose Interface Bus)
The GPIB is an interface for connecting controllers to test instruments. It uses high
transfer rates to exchange data between the controller and the test instrument either in the
Talk, Listen or Control modes. A Talker sends data messages to one or more listeners,
which receive the data. The Controller manages the flow of information on the GPIB by
sending commands to all devices. The GPIB is similar to an ordinary computer bus,
except that a computer has its circuit cards interconnected via a backplane — the GPIB has
stand-alone devices interconnected to standard cables. Thus, a computer equipped with
GPIB hardware performs the roles of Talker/Listener and Controller.

4.4.1 Interfacing the SMU with GPIB IEEE 488.2
The IEEE 488.2 standard defines the way in which the GPIB controller sends commands
and data to the test instrument, which contains the DUT, and this is interfaced with the
controller. As described in section 3.2, LabVIEW TM can be used to acquire data and
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simulate test instruments. The 236 Source Measure Unit has been interfaced with the
computer using the National Instruments GPIB IEEE 488.2.

4.4.2 IEEE 488.2 Controller Requirements
The IEEE 488.2 defines a number of controller-specific protocols that include interface
capabilities, bus control sequences and bus protocols. An IEEE 488.2 controller must be
able to [14 j:
•

Set the Remote Enable (REN) signal line either TRUE or FALSE

•

Pulse the Interface Signal (IFC) line TRUE for greater than 100µsec

•

Send or receive the IEEE 488.2 codes, data formats, protocols and common
commands

•

Sense the state of the Service Request (SRQ) signal line

•

Investigate each bit of an instrument status line

• Timeout an I/O transaction
IEEE 488.2 has the capability to interface with a number of instruments, but has been
used to control only instrument here — the Keithley 236 SMU, which in turn controls the
set-up in which the DUT is housed. The DUT set-up is explained in detail in section 4.4.

4.4.3 IEEE 488.2 Data Coding and Formats
The IEEE 488.2 defines the coding and formats for all numerical data and character
strings — for example 7-bit ASCII code for alphanumerics, 8 - bit binary code for
integers, and IEEE standard 754 codes for binary floating-point numbers [15] . IEEE 488.2
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also defines the formats for decimal, hexadecimal and octal numbers, as well as formats
to send blocks of 8-bit bytes and ASCII character strings.

4.4.4 IEEE 488.2 Common Commands and Queries
IEEE 488.2 defines programming commands for executing operations to command and
report status of the instrument and queries used to receive common status information.
The functions of these commands and queries fall into the following categories [16] :
•

Automatic address configuration (Auto Configure)

•

Instrument-specific information and parameters (System data)

•

Internal Instrument Operations (Internal Operations)

•

Operation synchronization (Synchronization)

•

Macro definitions (Macro)

•

Parallel poll responses (Parallel Poll)

•

Device trigger and responses (Trigger)

•

Passing control (Controller)

•

Setting the state of the instrument (stored settings)

A table containing a complete list of the common commands and queries along with a
brief functional description, the designated query and the compliance requirements for
the GPIB IEEE 488.2 is shown in Appendix C.
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4.5 The AT-GPIB/TNT Board

The AT-GPIB/TNT is an IEEE 488 interface for the IBM PC AT and compatible
computers equipped with 16-bit ISA slots. The AT-GPIB/TNT sustains data transfer rates
of up to 1.5 Mbytes/s using the IEEE 488.1 3-wire handshake.

4.5.1 The Plug and Play Concept

A plug and play version of the AT-GPIB/TNT has been used in the experiment. In the
plug and play version, the hardware resources of the interface (I/O address, DMA
channel, and interrupt level) is allocated by the operating system through the NI 488.2
driver. This eases the system configuration of PCI ISA systems by automatically
configuring each board address, interrupt and DMA channel, without user intervention at
system startup.

4.5.2 Features of the AT GPIB/TNT (Plug and Play)
-

ISA Bus Interface Logic

—

The ISA Bus Interface Logic decodes the control signals of

the ISA bus to provide access to the internal registers of the AT-GPIB/TNT. The ATGPIB/TNT can be used with DMA disabled in an 8-bit PC/XT slot as well.
FIFO

—

A 16-bit by 16-deep FIFO buffer on the AT-GPIB/TNT buffers data sent to or

received from the GPIB. By buffering the data, the ISA bus and the GPIB overlap their
respective accesses to the FIFO, rather than one bus waiting for the other to complete the
cycle.
I/O Address Decode AT-GPIB/TNT (Plug and Play) occupies 32 bytes in the ISA I/O
-

space. The Plug and Play software configures the AT-GPIB/TNT automatically.
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DMA Channel and Interrupt Level Selection — The AT-GPIB/TNT (Plug and Play)
uses one out of at least 7 interrupt levels and one out of at least 3 DMA channels. In the

AT-GPIB/TNT (Plug and Play), the DMA channel and interrupt level are automatically
configured by the Plug and Play software.

CHAPTER 5
RESULTS AND DISCUSSION
This chapter focuses on the current-voltage (I-V) characteristics and theoretical analyses
of the experimental data. Two sets of devices were considered in the analysis — Metal
Semiconductor Contacts and Metal Oxide Semiconductor (MOS) structures. The
measurements were performed using a Keithley 236 Source Measure Unit (SMU), driven
by LabVIEWTM software, described in Appendix A. As discussed in a previous section,
the interface between the SMU and the software was provided by the GPIB IEEE 488.2.
The I-V measurement technique consists of applying a desired voltage across the device
and measuring the corresponding current. The technique can be non-destructive by
placing a compliance limit on the current, which prevents it from crossing a certain limit
that might damage the DUT.

5.1 Tantalum Silicide/Silicon
In recent years, device performance has been limited by the high sheet resistance of
polycrystalilline silicon. Thus, refractory metal silicides, such as Titanium Silicide (TiSi2)
and Tantalum Silicide (TaSi2) have been investigated because of their low contact
resistance at the source, drain and gate regions of MOS transistors and their high thermal
stability. There is a layer of native oxide present at the metal-silicon interface, which is
dissoluted and the reaction between Tantalum and Silicon takes place[11].
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Process Description
The process flow for the fabrication of the TaSi2/Si is shown schematically in Fig. 5.1.
The wafers are initially rinsed in cold de-ionized water and then spin-dried. This is
followed by rinsing them in hot de-ionized water and spin-drying again. The wafers are
then pre-cleaned in a furnace and metal deposition takes place. The photoresist is first
applied on the frontside and then hard baked at a temperature of 115°C. The
photolithography process is then completed by aligning the mask and exposing the wafers
to form the pattern. This process is followed by TaSi2 dry etch and annealing in forming
gas at a temperature of 400°C for 30 minutes.
The Tantalum Silicide films are in the thickness range of 100-900

A. The patterned

TaSi2/Si devices are circular in geometry with diameters in the range of 100 - 500µm.
The TaSi2 films are deposited on n-silicon and p-silicon of orientation <100> and
resistivity in the range of 2-20 Ωcm. The backside metal comprises of 3000 A of sputterdeposited Al films.
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Fig. 5.1 Process Flow for the fabrication of TaSi2/Si diode (continued)
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Fig. 5.1 Process Flow for the fabrication of TaSi2/Si (continued)

5.1.2 Results
Sheet resistances of TaSi2/Si were carefully measured using the standard four-probe
technique. The values of sheet resistance obtained were in the range of 34.5010 to
4210/0 depending on the substrate and the film thickness. These values lead to
resistivities in the range of 34.511 Ωcm to 421p, Ωcm for a tantalum silicide film thickness
of 100 A. These values are in accord with those reported in the literature [18] , as can be
seen in Table 5.1.
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Table 5.1 Published values of Tantalum Silicide Resistivities [18]

It is to be noted here that the resistivity is simply the product of sheet resistance and
thickness. In Table 5.1, the published values of the TaSi2 resistivities are summarized.
The experimental I-V plots obtained for TaSi2/Si devices are presented in Figs.5.2, 5.3,
and 5.4. The actual I-V plots are shown in Figs. 5.2 (a), 5.3 (a) and 5.4 (a). The In I v/s V
plots are shown in Figs. 5.2 (b), Fig. 5.3 (b) and 5.4(b). The value of the barrier height b
Ф

is obtained by extrapolating the curves to zero voltage, as demonstrated in the In I v/s V
plots. The extrapolated value of the current density at zero voltage is the saturation
current density Js, and the barrier height can be obtained from the equation:

It is to be noted here that the evaluation of the barrier height, in this study, has been made
for the most simplistic situation. It is assumed here that the device has zero series
resistance. The A** values are assumed from the literature. The dependency of A** on
the doping concentration in the semiconductor, temperature, voltage, etc., has been
neglected. In addition, the value of the diode quality factor, n, has been taken to be unity.
This is true only for moderately doped silicon and under specific voltage conditions. The
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experimental plots of I v/s V have been compared to the plots generated by the simulation
program (written in Visual Basic 6.0[ 19] ) assuming the established values for barrier
height from literature [18] and using it in the equation given below:

For n =1 and Rs = 0, the above equation reduces to:

The simulated In I v/s V plots are shown in Figs. 5.5 and 5.6. The experimental results
are tabulated in Table 5.2 below. The simple user interface designed to enter the device
parameters into the simulation program in Visual Basic 6.0 is shown in Fig. 5.2. The
detailed results of the simulation are presented in Appendix D.

Table 5.2 Experimental Values for Barrier Height (Is in Amps)
Ln Is
Ф (eV)

-13.5
0.6

-12.0
0.564

-9.0

-5

0.49

0.38
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Fig. 5.2 The simple user interface written in Visual Basic

6.0[19]
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Fig. 5.3. (a) I-V plot, (b) Ln(I) v/s V plot for TaSi2 for the positive I-V range.
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Fig. 5.5. (a) I-V plot, (b) Ln(I) v/s V plot for TaSi2 for the positive I-V range.
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Fig. 5.6. Simulated plot for V v/s Log ( I ) plot for TaSi2.

Fig. 5.7. Simulated plot for V v/s Log ( I ) plot for TaSi2.
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In Fig. 5.3(a), 5,4(a) and 5.5(a), the experimentally obtained current-voltage
characteristics of TaSi2/Si are presented. These measurements have been performed on
three different samples of TaSi2/Si. In order to obtain the barrier height from the
experimentally measured I-V data, In I v/s V plots corresponding to these measurements
are presented in Figs. 5.3(b), 5.4(b), 5.5(b) respectively. These in I values are fit to a
straight line. The intercept on the In I axis corresponding to V = 0 yields the values of Is,
which subsequently results in Js and hence the barrier height. The results of the
simulation of In I v/s V are presented in Figs. 5.6 and 5.7. Again, the In I intercept
corresponds to V = 0 yields Is and hence Js. The barrier height is then determined from
the value of Js.
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5.2 Metal Oxide Semiconductors (MOS)
A schematic showing the different stages of MOS capacitor process fabrication scheme is
shown in Fig. 5.8. The bare wafers considered are of p-type Silicon of 4 inch diameter.
They are cleaned in a 5:1 H2SO4 : H202 mixture for 10 minutes, followed by mixing in
hot and cold de-ionized water respectively for 10 minutes each. This is followed by wet
etch in native oxide for 3 minutes and cold de-ionized water rinse for 5 minutes and spindrying. After this, furnace pre-cleaning is done in a mixture of 100:1 H20:HF for 1
minute. Then oxidation is performed at a temperature of 950° C to achieve a target
thickness of 100 A.
The second step is the deposition of the metal, which is performed by first furnace
pre-cleaning the wafer in a mixture of 100:1 H20:HF for 1 minute, and cold de-ionized
water rinse for 5 minutes. The actual deposition is performed at a base pressure of 8 X 10
Torr and at a temperature of 75° C to achieve a thickness of 4000

-

A. The sheet

resistivity is then measured. The third step is photolithography, involving transfer of a
pattern of circular shapes of diameters in the range of 100-500µ

m

in steps of 1001.1m,

which forms the contact to the devices (capacitors). The step begins with application of
photoresist to the frontside and hardbaking it on a hard bake at 115°C. The wafer is then
exposed to UV rays through a glass mask that is opaque at the circles that form the
pattern. The UV rays that are incident pass through the transparent region of the mask.
When this is developed, we get the derived pattern with the photoresist on it. This is
followed by dry etch at 115°C for 1 minute to remove the metal that is exposed. Finally,
the photoresist is stripped and annealed in forming gas at 400°C for 30 minutes to
complete the process.
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Fig. 5.8. Process Flow for the fabrication Metal Oxide Semiconductors
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Fig. 5.8. Process Flow for the fabrication of Metal Oxide Semiconductors (continued)
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5.2.1 Fowler-Nordheim Tunneling
The Fowler-Nordheim Tunneling (FNT) effect deals with current-conduction in Si02
films. The F-N current (JFN) is given by the FNT equation [20] :

Where, Eox is the uniform electric field strength in the oxide, given by Vox/tox, Vox is
the voltage across the oxide, tox is the oxide thickness, q is the electronic charge, h is the
Planck's constant, Фb is the tunneling barrier height and mFN is the tunneling electron
effective mass for F-N tunneling. The parameters A and B can be derived from the
intercept and the slope of the F-N plot; i.e., the ln(JFN/E 2 0x) v/s 1/Eox plot.
5.2.2 Results
In Fig.5.9, the measured I-V characteristics of MOS capacitors as a function of
temperature are presented. These measurements were made at temperatures of 100, 200
and 300 K. The FN plots are presented in Fig. 5.10. As can be seen in the figures, within
experimental errors, ln(J/E 2 ) v/s 1/E is indeed linear. These plots have been compared
with previously performed experiments [21] , shown in Fig.5.11.
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Fig.5.9. The comparison of experimental data (solid line) with the calculated data (dotted
line) of I-V characteristics at temperature of 100, 200 and 300 K[22].
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Fig.5.10. The FN plots of tunneling data from silicon into SiO2 at temperatures of 100,
200 and 300 1(122].
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Fig.5.11. FNT plot showing the relative effective mass m*/m corresponding to the
respective slopes[21].

CHAPTER 6
CONCLUSIONS
In this study, LabVIEW TM has been successfully implemented and demonstrated for realtime data acquisition of 1-V measurements. The demonstration has been shown for two
particular device structures — Metal Semiconductor contact and Metal Oxide
Semiconductor capacitor. The fabrication steps involved in these devices have been
summarized. The current-voltage relationships in metal semiconductor contacts and MOS
devices have been discussed and verified experimentally. Sheet resistance measurements
have been made on TaSi2 films. These measurements are in agreement with those
reported in the literature.
For metal-semiconductor contacts, simulation of the current-voltage characteristics have
been made using Visual Basic6.0. The value of the barrier height of TaSi2/Si obtained
from experimental measurements of the current-voltage characteristics have been shown
to be in accord with expectations. The saturation current density values are in accord with
simulations.
For MOS devices, the measured current-voltage characteristics are seen to follow the
well-known Fowler-Nordheim tunneling mechanism of current conduction in thin SiO2
films.
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APPENDIX A
LABVIEW PROGRAM FOR I-V CHARACTERISTICS
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APPENDIX B
PROCESS SHEETS FOR METAL SEMICONDUCTOR
CONTACTS AND MOS DEVICE STRUCTURES
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APPENDIX C
IEEE-488.2 DEVICE-DEPENDENT COMMANDS

IEEE-488.2 device-dependent commands are the most important commands associated
with instruments programming because they control most instrument operating modes.
The IEEE-488.2 bus treats these commands as data. All Source Measure Unit (SMU)
front panel operations can be programmed with these commands. A summary of the
commands, some of which have been implemented in the program, is given below:

Mode

Command

Description

Modify Sweep List

A(level),(range),(delay),

Modify sweep list points

First(,last)
Bias Operation

B(level),(range),(delay)

Select Bias Operation

Calibration

C step(,value) X

Calibrate Instrument

Display

DOX

Return display to normal

Dl ,aaa . . . aX

Display ASCII characteristics

D2,aaa. . . aX

Display and store ASCII Characters
Select source (V or I) and function

Source and Function

F(source),(function)

(dc or sweep)

Output Data Format

G(items),(format),(lines)

Selects items included, format, and
lines per talk in output

IEEE Immediate Trigger

Cause an immediate bus trigger

HOX
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Mode

Command

Description

Self-tests

JOX

Restore factory defaults

J1X

Perform memory test

J2X

Perform display test

KO

Enable EOI, enable Hold-off on X

K1

Display EOI, enable Hold-off on X

K2

Enable EOI, disable Hold-off on X

K3

Disable EOI, disable Hold-off on X

L(level),(range)

Set compliance level and range

EOI and Bus Hold-off

Compliance

SRQ Mask and Serial M(mask), (compliance)

Select conditions that will cause a

Poll Byte

service-request

Operate

Output Sense

Filter

Create/Append
List

NO

Place unit in standby mode

Ni

Place unit in operate mode

00

Select local sensing

01

Select remote sensing

PO

Measurement filter disabled

P1

2-reading filter

P2

4-reading filter

P3

8-reading filter

P4

16-reading filter

P5

32-reading filter

Sweep Q0,(level),(range),(delay),
(count)

Create fixed-level sweep
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Mode

Command

Description

Q 1 , (start), ( stop),(step),

Create linear stair sweep

(range),(delay)
Q2,(start),(stop),(points),

Create logarithmic stair sweep

(range),(delay)
Q3,(level),(range),(pulses),

Create fixed level pulsed sweep

(tON),(tOFF)
Q4,(start),(stop),(step),

Create linear stair pulsed sweep

(range),(tON),(tOFF)
Q5,(start),(stop),(toN),(tOFF)

Create logarithmic stair pulsed sweep

Q6,(level),(range),(delay),

Append fixed level sweep

(count)
Q7,(start),(stop),(step),

Append linear stair sweep

(range),(delay)
Q8,(start),(stop),(points),

Append logarithmic stair sweep

(range),(delay)
Q9,(level),(range),(pulses)

Append fixed level pulsed sweep

(tON),(tOFF)
Q1 0,(start),(stop),(step),

Append linear stair pulsed sweep

(range),(tON),(tOFF)
Q 1 1 , (start), (stop), (p oints),

Append

(range),(tON),(tOFF)

sweep

logarithmic

stair

pulsed
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Mode

Command

Description

Trigger Control

RO

Disable input/output triggers

R1

Enable input/output triggers

Integration Time

SO

416µsec integration time

Integration Time (contd.)

Si

4msec integration time

Trigger Configuration

S2

16.67ms ec integration time

S3

20msec integration time

T(origin),(in),(out),(end)

Program input trigger origin and
effects, output triggers, and end-of-

Status

sweep output trigger.
UO
U1

High Voltage Current

Default delay

Send model no. and revision
Send error status word

U2

Send stored ASCII string

U3

Send machine status word

U4

Send measurement parameters

U5

Send compliance value

U6

Send suppression value

U7

Send calibration status word

U8

Send defined sweep value

U9

Send warning status word

VO

Disable high voltage output

V1

Enable high voltage output
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Mode

Command

Desciption

Execute

WO

Disable default delay

Terminator

W1

Enable default delay

X

Execute commands

YO

<CR><LF>

Y1

<LF><CR>

Y2

<CR>

ZO

Disable suppression

Z1

Enable suppression

Suppress

APPENDIX D
SIMULATION PROGRAM IN VB 6.0 FOR MOS

Dim T, f2, f, f3, cnt, z As Integer
Dim x As Excel.Application
Private Sub Command l Click()
Dim A, b, kT, n, v, area, d, Isat, term As Double
If Not (ntype.Value Or ptype.Value) Then
MsgBox "Please check one of the type of substrates" & "n" & "p", vbOKOnly
ntype. SetFocus
Exit Sub
End If
If Not (orientn_100.Value Or orientn_111.Value) Then
MsgBox "Please check one of the crystal orientations" & "100" & "111", vbOKOnly
orientn_100.SetFocus
Exit Sub
End If
If Not (area opt.Value Or Dia_opt.Value) Then
MsgBox "Please check the either area or diameter to calculate area", vbOKOnly
area_opt.SetFocus
Exit Sub
End If
If area_opt.Value And area_txt.Text "" Then
MsgBox "Please enter the area of the contact", vbOKOnly
areatxt.SetFocus
Exit Sub
End If
If (Not IsNumeric(area txt.Text) And area_opt.Value) Then
MsgBox "Please enter a numerical value for the area", vbOKOnly
area txt.Text = vbNullString
area_txt.SetFocus
Exit Sub
End If
If Dia_opt.Value And dia txt.Text = "" Then
MsgBox "Please enter the diameter of the circular contact", vbOKOnly
dia_txt.SetFocus
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Exit Sub
End If
If Not IsNumeric(dia txt.Text) Then
MsgBox "Please enter a numerical value for the diameter", vbOKOnly
dia_txt.Text = vbNullString
dia_txt.SetFocus
Exit Sub
End If
If B_range_frm. Text = "" Then
MsgBox "Please enter the starting value of Barrier voltage variation", vbOKOnly
B_range_frm.SetFocus
Exit Sub
End If
If Not IsNumeric(B_range_frm.Text) Then
MsgBox "Please enter a numerical value for the starting value of Barrier voltage
variation", vbOKOnly
B range_frm.Text = vbNullString
B _ range_ frm.SetFocus
Exit Sub
End If
If B_range_to.Text = "" Then
MsgBox "Please enter the final value of Barrier voltage variation", vbOKOnly
B range_to.SetFocus
Exit Sub
End If
If Not IsNumeric(B_range_to.Text) Then
MsgBox "Please enter a numerical value for the final value of Barrier voltage
variation", vbOKOnly
B_range_to.Text vbNullString
B_rangeto.SFcus
Exit Sub
End If
If B_steps.Text = "" Then
MsgBox "Please enter the step voltage by which the Barrier voltage has to be varied",
vbOKOnly
B steps.SetFocus
Exit Sub
End If
If Not IsNumeric(B_steps.Text) Then
MsgBox "Please enter a numerical value for the step voltage by which the Barrier
voltage has to be varied ", vbOKOnly
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B_steps.Text = vbNullString
B_steps.SetFocus
Exit Sub
End If
If V_range_frm.Text = "" Then
MsgBox "Please enter the starting value of Applied voltage variation", vbOKOnly
V_rangefrm.SetFocus
Exit Sub
End If
If Not IsNumeric(V_range_frm.Text) Then
MsgBox "Please enter a numerical value for the starting value of Applied-voltage
variation", vbOKOnly
V_range_frm.Text = vbNullString
V range_frm.SetFocus
Exit Sub
End If

If V_range_to.Text = "" Then
MsgBox "Please enter the final value of Applied voltage variation", vbOKOnly
V_range_to.SetFocus
Exit Sub
End If
If Not IsNumeric(V_range_to.Text) Then
MsgBox "Please enter a numerical value for the final value of Applied-voltage
variation", vbOKOnly
V range_to.Text = vbNullString
V range_to.SetFocus
Exit Sub
End If
If V_ steps.Text = "" Then
MsgBox "Please enter the step voltage by which the Barrier voltage has to be varied",
vbOKOnly
V_ steps.SetFocus
Exit Sub
End If
If Not IsNumeric(V steps.Text) Then
MsgBox "Please enter a numerical value for the step voltage by which the Barrier
voltage has to be varied ", vbOKOnly
V_steps.Text vbNullString
V_steps.SetFocus
Exit Sub
End If
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If ntype.Value And orientn_100.Value Then
A = 252
ElseIf ntype.Value And orientn_111.Value Then
A = 264
ElseIf ptype.Value Then
A = 79.2
End If
T = 300
kT = 0.026
If area_opt.Value = True Then
area = area txt.Text * (10 A 8)
ElseIf Dia_opt.Value = True Then
d = dia_txt.Text
area = ((10 A -8) * (3.1415927 * d * d)) / 4
End If
z = (Abs(V_range_frm,Text) - 0) / (V_steps.Text)
-

Set x = CreateObject("Excel.application")
f= 1
f3 = 0
x.Visible = True
x.Workbooks.Add
x.Worksheets("sheet1").Activate
For n = nfrm_text.Text To nto_text.Text Step nstep_text.Text
f2 = 3
Cells(1, (f3 + 1)).Value = "Diode Quality Factor" & "n=" & n
Cells(2, (f3 + 1)).Value = "Barrier Height"
Cells(2, (f3 + 2)).Value = "Voltage"
Cells(2, (f3 + 3)).Value = "LOG(I)"
Cells(2, (f3 + 4)).Value = "Current"
For b = B_range_frm.Text To B range_to.Text Step B_steps.Text
Isat = (A * T * T * Exp(-b kT)) * area
'Value of Is for each barrier
height value
cnt = 1
For v = V_range_frm.Text To V_range_to.Text Step V_steps.Text
term = Isat * Exp(v / (n * kT))
Cells(f2, (f3 + 1)).Value = b
If (cnt = (z + 1)) Then
Cells(f2, (f3 + 2)).Value = 0
Else: Cells(f2, (f3 + 2)).Value = v
End If
Cells(f2, (f3 + 4)).Value = term
Cells(f2, (f3 + 3)).Value = Log(Abs(term)) Log(Exp(1))
f2 = f2 + 1
cnt = cnt + 1
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Next v
Next b
f3 = f3 + 4
Next n
End Sub
Private Sub Command2_Click()
area txt.Text vbNullString
dia_txt.Text = vbNullString
nto_text.Text = vbNullString
nfrm_text.Text = vbNullString
nstep_text.Text = vbNullString
B _ range frm.Text = vbNullString
B_range_to.Text = vbNullString
V_ range _frm.Text = vbNullString
V_range_to.Text = vbNullString
B_steps.Text = vbNullString
V steps.Text = vbNullString
ntype.SetFocus
If f Then
x.Quit
f=0
End If
End Sub
Private Sub Command3 Click()
x.Quit
RAJ.Visible = False
Unload RAJ
End Sub
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